Linearising Sigma-Delta Modulators Using Dither and Chaos

نویسندگان

  • Chris Dunn
  • Mark B. Sandler
چکیده

Recent work has shown that high-order single-bit sigma-delta modulators suffer from lowlevel artifacts such as idle tones and noise modulation. Techniques that have been proposed to reduce or eliminate these errors include the application of dither inside the one-bit quantiser loop, and selecting a loop filter which makes the modulator chaotic. This paper compares the efficacy of these two approaches by simulating high-resolution sigma-delta modulators suitable for audio-conversion applications. Dynamic-range penalties for successful linearisation are determined for two types of dither signal and two classes of chaos.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

Self-Dithered Digital Delta-Sigma Modulators for Fractional-N PLL

Digital delta-sigma modulators (DDSMs) applied in fractional-N frequency synthesizers suffer from spurious tones which undermine the synthesizer’s spectral purity. We propose a solution featuring no hardware overhead while achieving equivalent spur elimination effect as using LFSR-dithering. This method can be implemented on MASH and single-loop DDSMs of 3rdand 2nd-order. key words: Digital del...

متن کامل

Time-Mode Signal Quantization for Use in Sigma-Delta Modulators

The rapid scaling in modern CMOS technology has motivated the researchers to design new analog-to-digital converter (ADC) architectures that can properly work in lower supply voltage. An exchanging the data quantization procedure from the amplitude to the time domain, can be a promising alternative well adapt with the technology scaling. This paper is going to review the recent development in t...

متن کامل

Efficient Linearisation of Sigma-Delta Modulators using Single-Bit Dither

Sigma-delta modulation, where a single-bit quantiser is embedded within a negative feedback loop (Fig. 1), is now a commonly-used technique for implementing high-resolution analogue-to-digital and digital-toanalogue converters (DACs), principally because of a favourable insensitivity to component tolerancing [1]. Single-bit quantisation generates relatively high levels of quantisation noise, he...

متن کامل

Variable-Structure Compensation of Delta–Sigma Modulators: Stability and Performance

We develop a compensation method for continuous-time delta–sigma modulators valid for loop filters of arbitrary order. Our approach, based on variable-structure theory, accommodates multilevel quantization and dithering. Stability is rigorously proved under the assumption of infinite sampling rate and is accompanied by an analytic characterization of performance. A slight modification of the ba...

متن کامل

Decrease in Hardware Consumption and Quantization Noise of Digital Delta-Sigma Modulators and Implementation by VHDL

A new structure is presented for digital delta-sigma modulator (DDSM). Novel architecture decreases hardware consumption, output quantization noise and spurs in Comparison to previous architectures. In order to reduce the delay, power consumption and increase maximum working frequency, the pipelining technique and the carry skip adder are used. Simulation proposed architecture shows that the qu...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 1995